Export 21 results:
Filters: First Letter Of Last Name is M  [Clear All Filters]
2019
Olufowobi, H., U. Ezeobi, E. Muhati, G. Robinson, C. Young, J. Zambreno, and G. Bloom, "Anomaly Detection Approach Using Adaptive Cumulative Sum Algorithm for Controller Area Network", Proceedings of the ACM Workshop on Automotive Cybersecurity (AutoSec), March, 2019. PDF icon OluEzi19A.pdf (977.53 KB)
2017
Zhang, P., A. Mills, J. Zambreno, and P. Jones, "The Design and Integration of a Software Configurable and Parallelized Coprocessor Architecture for LQR Control", Journal of Parallel and Distributed Computing (JPDC), vol. 106, pp. 121-131, 2017. PDF icon ZhaMil17A.pdf (2.06 MB)
2016
Mills, A., P. Jones, and J. Zambreno, "Parameterizable FPGA-based Kalman Filter Coprocessor Using Piecewise Affine Modeling", Proceedings of the Reconfigurable Architectures Workshop (RAW), May, 2016. PDF icon MilJon16A.pdf (603.66 KB)
2015
Mills, A., and J. Zambreno, "Estimating State of Charge and State of Health of Rechargable Batteries on a Per-Cell Basis", Proceedings of the Workshop on Modeling and Simulation of Cyber-Physical Energy Systems (MSCPES), April, 2015. PDF icon MilZam15A.pdf (365.85 KB)
Monga, M., D. Roggow, M. Karkee, S. Sun, L K. Tondehal, B. Steward, A. Kelkar, and J. Zambreno, "Real-time Simulation of Dynamic Vehicle Models using a High-performance Reconfigurable Platform", Microprocessors and Microsystems, vol. 39, issue 8, pp. 720-740, 2015. PDF icon MonRog15A.pdf (3.21 MB)
Zhang, P., A. Mills, J. Zambreno, and P. Jones, "A Software Configurable and Parallelized Coprocessor Architecture for LQR Control", Proceedings of the International Conference on ReConFigurable Computing and FPGAs (ReConFig), December, 2015. PDF icon ZhaMil15A.pdf (1.29 MB)
Mills, A., P. Zhang, S. Vyas, J. Zambreno, and P. Jones, "A Software Configurable Coprocessor-Based State-Space Controller", Proceedings of the International Symposium on Field-Programmable Logic and Applications (FPL), September, 2015. PDF icon MilZha15A.pdf (471.82 KB)
2014
Pande, A., S. Chen, P. Mohapatra, and J. Zambreno, "Hardware Architecture for Video Authentication using Sensor Pattern Noise", IEEE Transactions on Circuits and Systems for Video Technology (TCSVT), vol. 24, no. 1, pp. 157-167, 2014. PDF icon PanChe13A.pdf (9.94 MB)
Mills, A., and J. Zambreno, "Towards Scalable Monitoring and Maintenance of Rechargeable Batteries", Proceedings of the IEEE International Conference on Electro/Information Technology (EIT), June, 2014. PDF icon MilZam14A.pdf (2.87 MB)
2013
Patterson, M., A. Mills, R. Scheel, J. Tillman, E. Dye, and J. Zambreno, "A Multi-Faceted Approach to FPGA-Based Trojan Circuit Detection", Proceedings of the IEEE VLSI Test Symposium (VTS), April, 2013. PDF icon PatMil13A.pdf (4.38 MB)
Pande, A., P. Mohapatra, and J. Zambreno, "Securing Multimedia Content using Joint Compression and Encryption", IEEE MultiMedia, vol. 20, no. 4, pp. 50-61, 2013. PDF icon PanMoh12A.pdf (6.53 MB)
2012
Pande, A., J. Zambreno, and P. Mohapatra, "Comments on 'Arithmetic Coding as a Non-Linear Dynamical System'", Communications in Nonlinear Science and Numerical Simulation (CNSNS), vol. 17, no. 12, pp. 4536-4543, 2012. PDF icon PanZam12B.pdf (475.31 KB)
Mills, A., S. Vyas, M. Patterson, C. Sabotta, P. Jones, and J. Zambreno, "Design and Evaluation of a Delay-Based FPGA Physically Unclonable Function", Proceedings of the International Conference on Computer Design (ICCD), September, 2012. PDF icon MilVya12A.pdf (852.76 KB)
Sun, S., M. Monga, P. Jones, and J. Zambreno, "An I/O Bandwidth-Sensitive Sparse Matrix-Vector Multiplication Engine on FPGAs", IEEE Transactions on Circuits and Systems-I (TCAS-I), vol. 59, no. 1, pp. 113-123, 2012. PDF icon SunMon12A.pdf (840.43 KB)
Monga, M., M. Karkee, L K. Tondehal, B. Steward, A. Kelkar, and J. Zambreno, "Real-Time Simulation of Dynamic Vehicle Models using a High-performance Reconfigurable Platform", Proceedings of the International Conference on Computational Science (ICCS), June, 2012. PDF icon MonKar12A.pdf (1.22 MB)
2011
Pande, A., J. Zambreno, and P. Mohapatra, "Architectures for Simultaneous Coding and Encryption using Chaotic Maps", Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July, 2011. PDF icon PanZam11B.pdf (28.54 KB)
Rilling, J., D. Graziano, J. Hitchcock, T. Meyer, X. Wang, P. Jones, and J. Zambreno, "Circumventing a Ring Oscillator Approach to FPGA-Based Hardware Trojan Detection", Proceedings of the International Conference on Computer Design (ICCD), October, 2011. PDF icon RilGra11A.pdf (203.04 KB)
Pande, A., J. Zambreno, and P. Mohapatra, "Hardware Architecture for Simultaneous Arithmetic Coding and Encryption", Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA), July, 2011. PDF icon PanZam11C.pdf (309.1 KB)
Pande, A., P. Mohapatra, and J. Zambreno, "Using Chaotic Maps for Encrypting Image and Video Content", Proceedings of the International Symposium on Multimedia (ISM), December, 2011. PDF icon PanMoh11A.pdf (432.94 KB)
2010
Pande, A., J. Zambreno, and P. Mohapatra, "Joint Video Compression and Encryption using Arithmetic Coding and Chaos", Proceedings of the IEEE International Conference on Internet Multimedia Systems Architecture and Applications (IMSAA), December, 2010. PDF icon PanZam10D.pdf (171.07 KB)
Karkee, M., M. Monga, B. Steward, J. Zambreno, and A. Kelkar, "Real-Time Simulation and Visualization Architecture with Field Programmable Gate Array (FPGA) Simulator", Proceedings of the ASME World Conference on Innovative Virtual Reality (WINVR), May, 2010.