Export 4 results:
Filters: First Letter Of Title is F and Author is Phillip Jones  [Clear All Filters]
Conference Papers
Avey, J., P. Jones, and J. Zambreno, "An FPGA-based Hardware Accelerator for Iris Segmentation", Proceedings of the International Conference on ReConFigurable Computing and FPGAs (ReConFig), December, 2018. PDF icon AveJon18A.pdf (4.41 MB)
Journal Articles
Gupte, A., S. Vyas, and P. Jones, "A Fault-aware Toolchain Approach for FPGA Fault Tolerance", ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 20, no. 2, 2015. PDF icon GupVya15A.pdf (6.71 MB)
Johnson, T., D. Roggow, P. Jones, and J. Zambreno, "An FPGA Architecture for the Recovery of WPA/WPA2 Keys", Journal of Circuits, Systems, and Computers (JCSC), vol. 24, issue 7, 2015. PDF icon JohRog15A.pdf (1.42 MB)
Vyas, S., C. Kumar, J. Zambreno, C. Gill, R. Cytron, and P. Jones, "An FPGA-based Plant-on-Chip Platform for Cyber-Physical System Analysis", IEEE Embedded Systems Letters (ESL), vol. 6, no. 1, pp. 4-7, 2014. PDF icon VyaKum13A.pdf (691.9 KB)