Export 1 results:
Filters: Author is Joe Avey  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
F
Avey, J., P. Jones, and J. Zambreno, "An FPGA-based Hardware Accelerator for Iris Segmentation", Proceedings of the International Conference on ReConFigurable Computing and FPGAs (ReConFig), December, 2018. PDF icon AveJon18A.pdf (4.41 MB)