Export 9 results:
Filters: Author is Sudhanshu Vyas  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
S
Mills, A., P. Zhang, S. Vyas, J. Zambreno, and P. Jones, "A Software Configurable Coprocessor-Based State-Space Controller", Proceedings of the International Symposium on Field-Programmable Logic and Applications (FPL), September, 2015. PDF icon MilZha15A.pdf (471.82 KB)
Kumar, C., S. Vyas, R. Cytron, C. Gill, J. Zambreno, and P. Jones, "Scheduling Challenges in Mixed Critical Real-time Heterogeneous Computing Platforms", Proceedings of Dynamic Data Driven Application Systems (DDDAS), June, 2013. PDF icon KumVya13A.pdf (820.8 KB)
I
Kumar, C., S. Vyas, J. Shidal, R. Cytron, C. Gill, J. Zambreno, and P. Jones, "Improving System Predictability and Performance via Hardware Accelerated Data Structures", Proceedings of Dynamic Data Driven Application Systems (DDDAS), June, 2012. PDF icon KumVya12A.pdf (949.92 KB)
H
Kumar, C., S. Vyas, R. Cytron, C. Gill, J. Zambreno, and P. Jones, "Hardware-Software Architecture for Priority Queue Management in Real-time and Embedded Systems", International Journal of Embedded Systems (IJES), vol. 6, no. 4, pp. 319-334, 2014. PDF icon KumVya13B.pdf (868.27 KB)
Vyas, S., A. Gupte, C. Gill, R. Cytron, J. Zambreno, and P. Jones, "Hardware Architectural Support for Control Systems and Sensor Processing", ACM Transactions on Embedded Computing Systems (TECS), vol. 13, no. 2, 2013. PDF icon VyaGup13A.pdf (9.27 MB)
F
Vyas, S., C. Kumar, J. Zambreno, C. Gill, R. Cytron, and P. Jones, "An FPGA-based Plant-on-Chip Platform for Cyber-Physical System Analysis", IEEE Embedded Systems Letters (ESL), vol. 6, no. 1, pp. 4-7, 2014. PDF icon VyaKum13A.pdf (691.9 KB)
Gupte, A., S. Vyas, and P. Jones, "A Fault-aware Toolchain Approach for FPGA Fault Tolerance", ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 20, no. 2, 2015. PDF icon GupVya15A.pdf (6.71 MB)
D
Mills, A., S. Vyas, M. Patterson, C. Sabotta, P. Jones, and J. Zambreno, "Design and Evaluation of a Delay-Based FPGA Physically Unclonable Function", Proceedings of the International Conference on Computer Design (ICCD), September, 2012. PDF icon MilVya12A.pdf (852.76 KB)
C
Kumar, C., S. Vyas, R. Cytron, C. Gill, J. Zambreno, and P. Jones, "Cache Design for Mixed Critical Real-Time Systems", Proceedings of the International Conference on Computer Design (ICCD), October, 2014. PDF icon KumVya14A.pdf (230.01 KB)