Export 7 results:
Filters: Author is Xinying Wang  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
R
Wang, X., P. Jones, and J. Zambreno, "A Reconfigurable Architecture for QR Decomposition Using A Hybrid Approach", Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July, 2014. PDF icon WanZam14C.pdf (600.58 KB)
P
Wang, X., and J. Zambreno, "Parallelizing Latent Semantic Indexing Using an FPGA-based Architecture", Proceedings of the International Conference on Computer Design (ICCD), October, 2016. PDF icon WanZam16A.pdf (245.29 KB)
F
Wang, X., and J. Zambreno, "An FPGA Implementation of the Hestenes-Jacobi Algorithm for Singular Value Decomposition", Proceedings of the Reconfigurable Architectures Workshop (RAW), May, 2014. PDF icon WanZam14A.pdf (919.75 KB)
E
Wang, X., and J. Zambreno, "An Efficient Architecture for Floating-Point Eigenvalue Decomposition", Proceedings of the International Symposium on Field-Programmable Custom Computing Machines (FCCM), May, 2014. PDF icon WanZam14B.pdf (517.38 KB)
C
Wang, X., P. Jones, and J. Zambreno, "A Configurable Architecture for Sparse LU Decomposition on Matrices with Arbitrary Patterns", Proceedings of the International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies (HEART), June, 2015. PDF icon WanJon15A.pdf (701.98 KB)
Wang, X., P. Jones, and J. Zambreno, "A Configurable Architecture for Sparse LU Decomposition on Matrices with Arbitrary Patterns", ACM Computer Architecture News (CAN), vol. 43, issue 4, September, 2015. PDF icon WanJon16A.pdf (1.17 MB)
Rilling, J., D. Graziano, J. Hitchcock, T. Meyer, X. Wang, P. Jones, and J. Zambreno, "Circumventing a Ring Oscillator Approach to FPGA-Based Hardware Trojan Detection", Proceedings of the International Conference on Computer Design (ICCD), October, 2011. PDF icon RilGra11A.pdf (203.04 KB)