Export 5 results:
Filters: Author is Chetan Kumar  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
C
C. Kumar, S. Vyas, R. Cytron, C. Gill, J. Zambreno and P. Jones, "Cache Design for Mixed Critical Real-Time Systems", Proceedings of the International Conference on Computer Design (ICCD), October, 2014.  
F
S. Vyas, C. Kumar, J. Zambreno, C. Gill, R. Cytron and P. Jones, "An FPGA-based Plant-on-Chip Platform for Cyber-Physical System Analysis", IEEE Embedded Systems Letters (ESL), vol. 6, no. 1, pp. 4-7, 2014.  
H
C. Kumar, S. Vyas, R. Cytron, C. Gill, J. Zambreno and P. Jones, "Hardware-Software Architecture for Priority Queue Management in Real-time and Embedded Systems", International Journal of Embedded Systems (IJES), vol. 6, no. 4, pp. 319-334, 2014.  
I
C. Kumar, S. Vyas, J. Shidal, R. Cytron, C. Gill, J. Zambreno and P. Jones, "Improving System Predictability and Performance via Hardware Accelerated Data Structures", Proceedings of Dynamic Data Driven Application Systems (DDDAS), June, 2012.  
S
C. Kumar, S. Vyas, R. Cytron, C. Gill, J. Zambreno and P. Jones, "Scheduling Challenges in Mixed Critical Real-time Heterogeneous Computing Platforms", Proceedings of Dynamic Data Driven Application Systems (DDDAS), June, 2013.